Skip to content
V

VITO

This is a data acquisition project using FPGA for the VITO experiment @ISOLDE/CERN. This project could become extended for a full AF/CS++ based control system for VITO. Licensed under the EUPL. https://joinup.ec.europa.eu/collection/eupl/eupl-text-e