Packages/UTCS/BeamControl/Host/UTCS_BCIL/UTCS_BCIL.lvclass · 9ebd2d4fc3cee9df3fe8c0448141a8906177e4d8 · EE-LV / CSPP / TASCA / UTCS · GitLab

Find file Blame History Permalink

Mirror FPGA Reset(HW or SW or First Call) to FPGA output. · 9ebd2d4f
Holger Brand authored Apr 23, 2018
```
Recompile FPGA and UTCS.exe.
```
9ebd2d4f

https://git.gsi.de is provided by CIT→Linux&Web | GSI Helmholtzzentrum fuer Schwerionenforschung GmbH | Imprint (in German) | Privacy policy