Skip to content
GitLab
Explore
Sign in
EE-LV
CSPP
TASCA
UTCS
Tags
Tags give the ability to mark specific points in history as being important
Release-1-0-0-2
5330bf05
·
Build UTCS installer
·
Mar 01, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-4
6548230a
·
Correct SV name in event case Enable-Targetwheel-IL
·
Mar 05, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-5
c5ac4015
·
Recompile FPGA with Counter input assigned to Connector1/DIO1 (Connector1/DIO0...
·
Mar 06, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-1-0-0
28150802
·
Add Watchdog PV-Monitoring and BMIL-FPGA-SW-Watchdog.
·
Apr 29, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-1-0-8
311b4f7b
·
Correct description of interlock reason.; rearrange project, rebuild app & installer.
·
May 23, 2019
UTCS App: 1-1-0-8; Installer: 1-18-8
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-2-0-0
7c8e54e5
·
Build UTCS App & Installer
·
Dec 19, 2019
Installer-1-18-10
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-UTCS-0-5-0-1
68e4d6d4
·
Bugfix in FPGA for Interval mode (FPGA rebuild). Bugfixes in BeamControlGUI...
·
Jul 06, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release.0.4.0.1
f49b9000
·
New build 0.4.0.1 including missing Dipole-IL-Enabled.
·
Jun 21, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release.0.4.0.2
b9f46080
·
UTCS Build 0.4.0.2.
·
Jun 21, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release/0/4/0/0
1c794935
·
Build UTCS.exe
·
Jun 20, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release0GasGUI
901277ff
·
More valve colour change things and updated interlocks
·
Mar 01, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Revision-0-1-0-8
f0fbcc05
·
Update SV.libs
·
Apr 13, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Revision-0-3-0-3
cb2fa709
·
Assign FPGA high frequency signals in and out to a second line driver. Rebuild UTCS.exe.
·
Jun 15, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Revision-HB-0-2-0-20
38e71f1f
·
Make MKS647 PID control working.
·
Jun 08, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
T049
d0d9047b
·
Clean DSC configuration.
·
Feb 19, 2020
DSC configuration cleaned
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-0-2-0-8
56cbaaf4
·
Merge ini-file and rebuild UTCS.exe Version 0.2.0.8
·
May 07, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-0-3-0-1
26cd7430
·
Added BMIL to ini file.
·
May 18, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-0-4-0-10
92bdb4c0
·
Fixed typos! New build.
·
Jun 26, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-0-4-0-11
a5566c2b
·
Built the wrong project... Doh! This one should be correct :)
·
Jun 26, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-0-4-0-5
2368447f
·
Rebuild UTCS.exe
·
Jun 21, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Prev
1
2
3
Next