Skip to content
GitLab
Explore
Sign in
EE-LV
CSPP
TASCA
UTCS
Tags
Tags give the ability to mark specific points in history as being important
Release-0-5-0-2
35e26bff
·
Rebuild UTCS.exe 0.5.0.2
·
Jul 10, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-1
90ae80d3
·
Rebuild UTCS.exe and installer
·
Aug 08, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-7
492fccd1
·
Rebuild with DAQmx bugfix.
·
Nov 12, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-8
6f3cfb21
·
Update submodule CSPP Utilities.PVScaler Msg
·
Nov 22, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-9
33eada0d
·
Update submodulews: Repair Msg for usage with PV.
·
Nov 26, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-10
5872fc6f
·
Description for Interlock-Reason corrected. Bit-7: Dipol was missing.
·
Nov 26, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-0-5-1-11
bc4c1e5b
·
Modfiy SV alarm conditions; modify upper entry limit for quadrupole currents.
·
Nov 27, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
LV2017
bc4c1e5b
·
Modfiy SV alarm conditions; modify upper entry limit for quadrupole currents.
·
Nov 27, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-0
33dd6e64
·
UTCS Release 1.0.0.0 and Installer 1.18.1 based on LV2018
·
Feb 28, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-2
5330bf05
·
Build UTCS installer
·
Mar 01, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-4
6548230a
·
Correct SV name in event case Enable-Targetwheel-IL
·
Mar 05, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-0-0-5
c5ac4015
·
Recompile FPGA with Counter input assigned to Connector1/DIO1 (Connector1/DIO0...
·
Mar 06, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-1-0-0
28150802
·
Add Watchdog PV-Monitoring and BMIL-FPGA-SW-Watchdog.
·
Apr 29, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-1-0-8
311b4f7b
·
Correct description of interlock reason.; rearrange project, rebuild app & installer.
·
May 23, 2019
UTCS App: 1-1-0-8; Installer: 1-18-8
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
LV2018
eab600e9
·
Update submodule; Main-App actor can now be specified explicitly.
·
May 27, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-1-1-0-9
3e790163
·
Rebuild UTCS
·
Jul 12, 2019
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Release-1-2-0-0
7c8e54e5
·
Build UTCS App & Installer
·
Dec 19, 2019
Installer-1-18-10
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-1-2-0-0
1a380029
·
Build UTCS app and installer.
·
Jan 08, 2020
Installer 1.2.0
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-1-2-2-0
c27110cc
·
Scale Dipole IMax / IMin accordingly
·
Jan 27, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
UTCS-1-2-2-3
041e1e50
·
Update submodules and repair with respect to changes in CSPP_Core
·
Feb 07, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Prev
1
2
3
Next