Skip to content
Snippets Groups Projects
Commit bc796b49 authored by al.schwinn's avatar al.schwinn
Browse files

Update README.md

parent 8c7293bc
No related branches found
No related tags found
No related merge requests found
# silecs-codegen # Disclaimer
The GSI Version of Silecs is a fork of the CERN Silecs version. It was forked 2018 and has evolved into a slightly different framework. The fork was required because CERN did not merge GSI merge requests, and generally does not respect the GPL v3 licence (source code and issue tracker only visible in the CERN walled garden, CERN account and special privileges required, software only builds and runs within CERN infrastructure ). That makes a collaboration/contributions impossible.
This component of the SILECS PLC-framework establishes a PLC-connection by using brand-specific protocols This component of the SILECS PLC-framework establishes a PLC-connection by using brand-specific protocols
## Getting Started ## Getting Started
Please check the lab-specific SILECS-Wikis for more information: Please check the SILECS-Wiki for more information:
[CERN SILECS Wiki Page][CERN_Wiki]
[GSI SILECS Wiki Page][GSI_Wiki] [GSI SILECS Wiki Page][GSI_Wiki]
...@@ -15,5 +15,4 @@ Please check the lab-specific SILECS-Wikis for more information: ...@@ -15,5 +15,4 @@ Please check the lab-specific SILECS-Wikis for more information:
Licensed under the GNU GENERAL PUBLIC LICENSE Version 3. See the [LICENSE file][license] for details. Licensed under the GNU GENERAL PUBLIC LICENSE Version 3. See the [LICENSE file][license] for details.
[license]: LICENSE [license]: LICENSE
[CERN_Wiki]: https://wikis.cern.ch/display/SIL/SILECs+Home
[GSI_Wiki]: https://www-acc.gsi.de/wiki/Frontend/SILECS [GSI_Wiki]: https://www-acc.gsi.de/wiki/Frontend/SILECS
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment