-
Holger Brand authoredRecompile FPGA with Counter input assigned to Connector1/DIO1 (Connector1/DIO0 is defect due to emergency power break) Update description of interlock reason indicator in other VIs.
c5ac4015
Recompile FPGA with Counter input assigned to Connector1/DIO1 (Connector1/DIO0 is defect due to emergency power break) Update description of interlock reason indicator in other VIs.
https://git.gsi.de is provided by CIT→Linux&Web | GSI Helmholtzzentrum fuer Schwerionenforschung GmbH | Imprint (in German) | Privacy policy