Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
opensilecs
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
silecs
opensilecs
Merge requests
!64
Add initial version of the integration testing class
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Add initial version of the integration testing class
106-integration-test
into
master
Overview
42
Commits
13
Pipelines
0
Changes
4
Merged
m.marn
requested to merge
106-integration-test
into
master
1 year ago
Overview
42
Commits
13
Pipelines
0
Changes
4
Expand
Closes
#106 (closed)
0
0
Merge request reports
Viewing commit
a081edc5
Prev
Next
Show latest version
4 files
+
437
−
0
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
4
Search (e.g. *.vue) (Ctrl+P)
a081edc5
Add generated PLC files
· a081edc5
m.marn
authored
1 year ago
test/AllTypesFESA_DU/generated-silecs/controller/tsts7001-block.scl
0 → 100644
+
229
−
0
Options
(* ---------------------------------------------------------------------
* This file is auto generated by the SILECS framework tools. Code regeneration will overwrite it.
* ---------------------------------------------------------------------
*)
(* ---------------------------------------------------------------------
* SilecsHeader/ v1.0.0
* BLOCK Type definition
* ---------------------------------------------------------------------
*)
TYPE
_
SilecsHeader_hdrBlk
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
UDTB
STRUCT
_
version
:
STRING
[
16
]
:=
'SILECS_3.0.0'
;
_
checksum
:
DWORD
:=
DW
#
16#9f655c27
;
_
user
:
STRING
[
16
]
:=
'mmarn'
;
_
date
:
DTL
:=
DTL
#
2024
-
1
-
8
-
14
:
46
:
40.952
;
END_STRUCT
;
END_TYPE
(* ---------------------------------------------------------------------
* SilecsHeader/ v1.0.0
* BLOCK instance definition
* ---------------------------------------------------------------------
*)
(* SilecsHeader_hdrBlk ...........................................*)
DATA_BLOCK
DB2000
{ S7_Optimized_Access := 'FALSE' }
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
BLK_MODE
STRUCT
SilecsHeader
:
_
SilecsHeader_hdrBlk
;
END_STRUCT
;
BEGIN
END_DATA_BLOCK
(* ---------------------------------------------------------------------
* AllTypesFESA/ v0.1.0
* BLOCK Type definition
* ---------------------------------------------------------------------
*)
TYPE
_
AllTypesFESA_MyROBlock
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
UDTB
STRUCT
RO_int8
:
CHAR
;
RO_uint8
:
BYTE
;
RO_int16
:
INT
;
RO_uint16
:
WORD
;
RO_int32
:
DINT
;
RO_uint32
:
DWORD
;
RO_float32
:
REAL
;
RO_string
:
STRING
[
64
];
RO_date
:
DT
;
RO_char
:
CHAR
;
RO_byte
:
BYTE
;
RO_word
:
WORD
;
RO_dword
:
DWORD
;
RO_int
:
INT
;
RO_dint
:
DINT
;
RO_real
:
REAL
;
RO_dt
:
DT
;
RO_enum
:
DINT
;
END_STRUCT
;
END_TYPE
TYPE
_
AllTypesFESA_MyRWBlock
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
UDTB
STRUCT
RW_int8
:
CHAR
;
RW_uint8
:
BYTE
;
RW_int16
:
INT
;
RW_uint16
:
WORD
;
RW_int32
:
DINT
;
RW_uint32
:
DWORD
;
RW_float32
:
REAL
;
RW_string
:
STRING
[
64
];
RW_date
:
DT
;
RW_char
:
CHAR
;
RW_byte
:
BYTE
;
RW_word
:
WORD
;
RW_dword
:
DWORD
;
RW_int
:
INT
;
RW_dint
:
DINT
;
RW_real
:
REAL
;
RW_dt
:
DT
;
RW2_int8
:
ARRAY
[
0..1
,
0..1
]
OF
CHAR
;
RW2_uint8
:
ARRAY
[
0..1
,
0..1
]
OF
BYTE
;
RW2_int16
:
ARRAY
[
0..1
,
0..1
]
OF
INT
;
RW2_uint16
:
ARRAY
[
0..1
,
0..1
]
OF
WORD
;
RW2_int32
:
ARRAY
[
0..1
,
0..1
]
OF
DINT
;
RW2_uint32
:
ARRAY
[
0..1
,
0..1
]
OF
DWORD
;
RW2_float32
:
ARRAY
[
0..1
,
0..1
]
OF
REAL
;
RW2_date
:
ARRAY
[
0..1
,
0..1
]
OF
DT
;
RW2_char
:
ARRAY
[
0..1
,
0..1
]
OF
CHAR
;
RW2_byte
:
ARRAY
[
0..1
,
0..1
]
OF
BYTE
;
RW2_word
:
ARRAY
[
0..1
,
0..1
]
OF
WORD
;
RW2_dword
:
ARRAY
[
0..1
,
0..1
]
OF
DWORD
;
RW2_int
:
ARRAY
[
0..1
,
0..1
]
OF
INT
;
RW2_dint
:
ARRAY
[
0..1
,
0..1
]
OF
DINT
;
RW2_real
:
ARRAY
[
0..1
,
0..1
]
OF
REAL
;
RW2_dt
:
ARRAY
[
0..1
,
0..1
]
OF
DT
;
RW_enum
:
DINT
;
END_STRUCT
;
END_TYPE
TYPE
_
AllTypesFESA_MyWOBlock
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
UDTB
STRUCT
WO_int8
:
ARRAY
[
0..9
]
OF
CHAR
;
WO_uint8
:
ARRAY
[
0..9
]
OF
BYTE
;
WO_int16
:
ARRAY
[
0..9
]
OF
INT
;
WO_uint16
:
ARRAY
[
0..9
]
OF
WORD
;
WO_int32
:
ARRAY
[
0..9
]
OF
DINT
;
WO_uint32
:
ARRAY
[
0..9
]
OF
DWORD
;
WO_float32
:
ARRAY
[
0..9
]
OF
REAL
;
WO_string
:
ARRAY
[
0..9
]
OF
STRING
[
64
];
WO_date
:
ARRAY
[
0..9
]
OF
DT
;
WO_char
:
ARRAY
[
0..9
]
OF
CHAR
;
WO_byte
:
ARRAY
[
0..9
]
OF
BYTE
;
WO_word
:
ARRAY
[
0..9
]
OF
WORD
;
WO_dword
:
ARRAY
[
0..9
]
OF
DWORD
;
WO_int
:
ARRAY
[
0..9
]
OF
INT
;
WO_dint
:
ARRAY
[
0..9
]
OF
DINT
;
WO_real
:
ARRAY
[
0..9
]
OF
REAL
;
WO_dt
:
ARRAY
[
0..9
]
OF
DT
;
WO_enum
:
ARRAY
[
0..9
]
OF
DINT
;
END_STRUCT
;
END_TYPE
TYPE
_
AllTypesFESA_MyCBlock
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
UDTB
STRUCT
C_int8
:
ARRAY
[
0..1
,
0..1
]
OF
CHAR
;
C_uint8
:
ARRAY
[
0..1
,
0..1
]
OF
BYTE
;
C_int16
:
ARRAY
[
0..1
,
0..1
]
OF
INT
;
C_uint16
:
ARRAY
[
0..1
,
0..1
]
OF
WORD
;
C_int32
:
ARRAY
[
0..1
,
0..1
]
OF
DINT
;
C_uint32
:
ARRAY
[
0..1
,
0..1
]
OF
DWORD
;
C_float32
:
ARRAY
[
0..1
,
0..1
]
OF
REAL
;
C_date
:
ARRAY
[
0..1
,
0..1
]
OF
DT
;
C_char
:
ARRAY
[
0..1
,
0..1
]
OF
CHAR
;
C_byte
:
ARRAY
[
0..1
,
0..1
]
OF
BYTE
;
C_word
:
ARRAY
[
0..1
,
0..1
]
OF
WORD
;
C_dword
:
ARRAY
[
0..1
,
0..1
]
OF
DWORD
;
C_int
:
ARRAY
[
0..1
,
0..1
]
OF
INT
;
C_dint
:
ARRAY
[
0..1
,
0..1
]
OF
DINT
;
C_real
:
ARRAY
[
0..1
,
0..1
]
OF
REAL
;
C_dt
:
ARRAY
[
0..1
,
0..1
]
OF
DT
;
END_STRUCT
;
END_TYPE
(* ---------------------------------------------------------------------
* AllTypesFESA/ v0.1.0
* BLOCK instance definition
* ---------------------------------------------------------------------
*)
(* AllTypesFESA_MyROBlock ...........................................*)
DATA_BLOCK
DB2001
{ S7_Optimized_Access := 'FALSE' }
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
BLK_MODE
STRUCT
allTypesBlkModeSilecsDevice
:
_
AllTypesFESA_MyROBlock
;
//allTypesBlkModeFesaDevice
END_STRUCT
;
BEGIN
END_DATA_BLOCK
(* AllTypesFESA_MyRWBlock ...........................................*)
DATA_BLOCK
DB2002
{ S7_Optimized_Access := 'FALSE' }
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
BLK_MODE
STRUCT
allTypesBlkModeSilecsDevice
:
_
AllTypesFESA_MyRWBlock
;
//allTypesBlkModeFesaDevice
END_STRUCT
;
BEGIN
END_DATA_BLOCK
(* AllTypesFESA_MyWOBlock ...........................................*)
DATA_BLOCK
DB2003
{ S7_Optimized_Access := 'FALSE' }
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
BLK_MODE
STRUCT
allTypesBlkModeSilecsDevice
:
_
AllTypesFESA_MyWOBlock
;
//allTypesBlkModeFesaDevice
END_STRUCT
;
BEGIN
END_DATA_BLOCK
(* AllTypesFESA_MyCBlock ...........................................*)
DATA_BLOCK
DB2004
{ S7_Optimized_Access := 'FALSE' }
AUTHOR
:
mmarn
FAMILY
:
SILECS
NAME
:
BLK_MODE
STRUCT
allTypesBlkModeSilecsDevice
:
_
AllTypesFESA_MyCBlock
;
//allTypesBlkModeFesaDevice
END_STRUCT
;
BEGIN
END_DATA_BLOCK
Loading
m.marn authored